


096	ADD R3, R1, R2	F D X M W
100	BEQZ < > 304	F D X M W
104	ADD —	F D <u>nop</u>
108	SUB —	F <u>nop</u>
304	ADD	F D X M W

Branch Delay Slot:

(expose control hazards to s/w)


- the instⁿ that follows a branch is always executed
- gives compiler the flexibility to put use where normally a pipeline bubble would have





eful instⁿ
e resulted.

AM

6 SRAM




L1, L2, L3
Caches



Latches/Registers Low Latency
Register files Low Capacity
High B.W.





CLK

Register

Cache

SRAM

DRAM

High Capacity
High latency
low BW

